Freescale Semiconductor /MK80F25615 /SIM /SCGC2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCGC2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)LPUART0 0 (0)LPUART1 0 (0)LPUART2 0 (0)LPUART3 0 (0)TPM1 0 (0)TPM2 0 (0)DAC0 0 (0)EMVSIM0 0 (0)EMVSIM1 0 (0)LPUART4 0 (0)QSPI 0 (0)FLEXIO

LPUART0=0, EMVSIM0=0, FLEXIO=0, EMVSIM1=0, LPUART1=0, QSPI=0, LPUART4=0, DAC0=0, TPM1=0, TPM2=0, LPUART2=0, LPUART3=0

Description

System Clock Gating Control Register 2

Fields

LPUART0

LPUART0 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

LPUART1

LPUART1 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

LPUART2

LPUART2 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

LPUART3

LPUART3 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

TPM1

TPM1 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

TPM2

TPM2 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

DAC0

DAC0 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

EMVSIM0

EMVSIM0 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

EMVSIM1

EMVSIM1 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

LPUART4

LPUART4 Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

QSPI

QSPI Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

FLEXIO

FlexIO Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

Links

() ()